Abstract: A K-band four-element beamforming system-on-chip (SOC) is presented. In the SOC, the attenuators and the phase shifters, designed in the reflection topology, are realized by two types of the on-chip synthetic transmission lines. The cascode amplifier, as the first stage in the receiving path, provides a gain of 20 dB to compensate all the losses of the passive components, and use dual feedback loops to minimize the group delay variation. The SOC prototype is fabricated by using 0.13 µm CMOS technology, and characterized through the on-wafer measurements. The measured input and output return loss are less than −9.8 and −14.8 dB in the 50 Ω system. The total receiving gain and the noise figure are 5.9 dB and 7.5 dB, respectively. The prototype can continuously make 360°phase shifting with root-mean-square (RMS) errors less than 1.5°and 0.6 dB. The measured group-delay is 249.8 pico-second (ps) with a variation of ²22.8 ps from 22 to 26 GHz. The input P 1dB and IIP3 are −19.8 dBm and −8.3 dBm at 24 GHz. The channel-to-channel isolation is higher than 31.6 dB in a chip area of 0.00632 λ 0 2 at 24 GHz.
Introduction
Phased array antenna, so-called the beamforming antenna, had been widely applied to implement the transmitting and receiving blocks in the radar systems [1, 2, 3, 4, 5, 6] . Recently, the fully monolithic beamforming front-end have been successfully developed by using the standard silicon based SiGe [1, 6] and CMOS technologies [2, 3, 4, 5] . Literature survey indicates two major design techniques to implement the phase control units in the beamforming network. The current controlled Gilbertcell type amplifier [2] and modulator [3] can implement the active vector-sum phase shifters to make the beamforming system-on-chip (SOC) in reality. The passive phase shifters [6, 7] , constructed by the multistage switched LC networks, can combine with the amplifiers to achieve over 15 dB-gain in the receiving path. The all-electronic and the lumped-component approaches mentioned above demonstrated the four-element beamforming SOC to achieve of 0.35 dB/6°root mean square (RMS) magnitude/phase errors with 35 pico-second (ps) group delay variation in K-band [2] , and 3.5 dB/15°RMS errors in W-band [6] .
This paper uses fully monolithic transmission-line (TL) approach to implement the magnitude and the phase control units in the beamforming SOC to minimize the group delay variations and the RMS errors. Section 2 reports the architecture of the proposed beamforming SOC in details to illustrate how to reduce the group delay variation in the receiving path of the proposed architecture. All the TL elements in the passive attenuators and phase shifter [8] are realized by the on-chip synthetic transmission lines [9, 10] . The cascode amplifier with dual-feedback loops, as the first stage in each receiving path, provides 20 dB amplifier gain to compensate all the insertion losses of the passive attenuator, phase shifter, and the power combiner. Section 3 reports the implementations of the synthetic TLs, so-called the multiple complementary-conducting-strip transmission line (MCCS-TL) and the complementary-conducting-strip broadside coupled-line (CCS-BCL). Section 4 reports the design and the on-chip experimental results of the 22-26 GHz four-element beamforming SOC in 0.13 µm CMOS process. The CMOS prototype, consumed 100.8 mW from 1.2 V, experimentally demonstrates a receiving gain of 5.9 dB, a 7.5 dB noise figure at 24 GHz, 0.6 dB/1.5°RMS magnitude/phase errors, a 22.8 pico-second group delay variation, a input P 1dB of −19.8 dBm and IIP3 of −8.3 dBm. All four receiving paths in the prototype can continuously achieve 360°phase shifting and simultaneously make the 20 dB adjustment on the signal magnitude from 22 to 26 GHz. Section 5 concludes the paper.
2 Beamforming system-on-chip (SOC) architecture Fig. 1 shows the block diagram of the beamforming SOC. The SOC simultaneously provides the amplitude and phase adjustments for the individual receiving signals before the signal combining. The block diagram shown in Fig. 1(b) is the reflection type phase invertible variable attenuator (PIVA) for implementing the amplitude control unit in SOC [8] . The transfer function of the attenuator can be represented byS (1) can be adjustable and invertible by changing the impedance of the reflection loads at the through and coupled ports [11] .
As shown in (1), the tight coupler design is required for the low-loss attenuation. The passive vector-sum-based phase shifter in Fig. 1 (c) consists of one 3 dB directional coupler as the quadrature-phase generator, one 3 dB power combiner, and two PIVAs. By incorporating the Euler's equation, the transfer function of the phase shifter in Fig. 1(c) can be represented bỹ
where att and rev represent the attenuation-dependent phase shifting and the imperfect phase invertible of the PIVA [11] . The extensive studies show that att and rev dominate the RMS magnitude and phase errors of the phase shifter and can be minimized by carefully realizing the complex impedance matching with the nonideal coupler [11] . The diagrams in Fig. 1 (b) and (c) indicate that the coupler and power combiner are key elements to realize the attenuator and the phase shifter with low loss and adjustment errors. The synthetic transmission lines, reported in details in the next section, are applied to make the tight and miniaturized coupler and combiner. Additionally, the group delay of each receiving path in Fig. 1 (a) can be represented by
where ffS21 Amp: , ffS21 Att: , ffS21 PS: , and ffS21 combiner are the phase of the transmission coefficients of the amplifier, attenuator, phase shifter, and power combiner. The amplifier contributes the most variation in the beamforming. In the next section, the amplifier with dual feedback loop is reported to minimize group delay variation. 
Design techniques: synthetic transmission lines and dual-feedback amplifier
To resolve the design challenges on reducing the errors on the magnitude/phase adjustments and the group delay variation, two design techniques are reported in this section. First are the synthetic transmission line developments. Fig. 2 shows the first kind of the on-chip transmission line, so-called the multiple complementary-conducting-strip transmission line (MCCS-TL). The conventional single CCS-TL had been extensively demonstrated with its great advantages on the guiding characteristics syntheses [12] , more than 50% transmission-line component miniaturization [9] , and the superior isolation to integrate the components in RF SOCs [13] . The concept of the MCCS-TL was firstly reported in [14] to realize the 1.57 GHz half-wavelength resonator and K-band power divider in 0.18 µm CMOS 1P6M process [15] . This paper, to modify the MCCS-TL in CMOS 0.13 µm 1P8M process, combines both meandering and spiraling signal trace to construct the quarter-wavelength CCS-TLs in the power combiner. By following the numerical procedures in [12] with the structural and material parameters in Fig. 2(a) , Fig. 2(b) shows the extracted guiding characteristics of the 70.7 Ω MCCS-TL, revealing about two times and 11% improvements on the slow-wave factor and quality-factor from the conventional meandering CCS-TL on the same material parameters. The circuit simulations based on the extracted results in Fig. 2(b) , conducted by using the commercial software, Agilent™ ADS2012, theoretically predict the circuit area and the loss of a 3 dB power combiner can be reduced 58.9% and 4.9% from the design based on the conventional CCS-TL.
As shown in (1), the higher coupling of the coupler can achieve lower insertion loss of the attenuator. This paper uses the complementary-conducting-strip broadside coupled-line (CCS-BCL), instead of the edged coupled CCS-CL in [16] to elevate the coupling. Fig. 3(a), (b) , and (c) show the structural parameters of the CCS-BCL based on CMOS 0.13 µm technology. The parameter, denoted by O, defines the overlapping width of two signal trace. The parameters, including P, W h , and W, represent the periodicity, the mesh area and the width of the signal traces of the unit cell. The numerical procedures based on the generalized four-port scattering matrix in [17] are applied to extract the even and odd mode characteristics. Fig. 3(d) plots the extracted real parts of the even and odd mode characteristics impedances (Z even and Z odd ) with different values of O and W at 24 GHz. The coupling coefficients, denoted by k, are calculated by following the textbook definition in [18] . CCS-BCL designs achieve coupling coefficient exceeding 0.708, and have a maximum value of 0.776, showing 9.6% improvement from the conventional edged-coupled CCS-CL design in [16] .
The cascode amplifier, as the first stage in SOC, needs to provide sufficient gain to compensate all the losses of the passive components in the receiving path, and uses dual feedback loops to minimize the group delay variation. Fig. 4 shows the schematic of the two-stage amplifier. Each stage, realized by the cascode topology, has dual inductive feedbacks to reduce the group delay variations. The cascode amplifier with dual feedback has demonstrated the potential on minimizing the group delay variation [19] . This paper uses the same feedback technique to implement the amplifiers in the first stage of the receiving path. 5(a) shows the simulated two-port scattering parameters of the amplifier with and without the feedback, revealing both theoretical gains higher than 18 dB from 22 GHz to 26 GHz. Fig. 5(b) shows 16.5% reduction of the group delay variation from the design without the feedback. The comparison in Fig. 5 theoretically proving the dual feedbacks on minimizing the group delay variation. Fig. 6 shows the photograph of the CMOS prototype in a chip area of 1:9 mm Â 2:0 mm. Four input ports, denoted by CH1, CH2, CH3, and CH4, are on the left-hand side. From left to right, four identical receiving paths consist of the building blocks in the sequence of two-stage amplifier, PIVA, vector-sum-based phase shifter. All the outputs of the phase shifters connect with the inputs of the four-way power combiner. The output of the beamforming, denoted by OUT, is on the right-hand side of the photographic.
CMOS prototype and on-chip experiments
The on-wafer scattering parameters characterizations were conducted by the vector network analyzer, E8361C, Agilent, after performing the short-open-loadthrough (SOLT) calibration in the 50 Ohm system. Since four receiving channels are identical, only the experimental results of CH1 are reported for the simplicity. When the relative attenuation of the on-chip PIVA is set as 0 dB, and the phase shifting is increasing from 0 to 360 degrees, Fig. 7(a) shows the measured input and output return losses are lower than −9.8 and −14.8 dB from 22.0 to 26.0 GHz. Fig. 7(b) shows the receiving gains are 5:9 AE 0:6 dB at 24 GHz, indicating the 1.2 dB gain variation. Fig. 7(c) shows the 16 states of the relative phase shifting, demonstrating good phase linearity from 21 to 27 GHz. Fig. 7(d) shows the group delays with the phase shifting from 0°to 360°. From 22 GHz to 26 GHz, the minimum and the maximum group delay are 227 ps and 272.6 ps, indicating a deviation of AE22:8 ps. Fig. 8(a) reports the noise figure and linearity of the CMOS prototype. The measured noise figure, from input of the amplifier to the output of the four-way power combiner has a minimum value of 7.4 dB at 24 GHz. Fig. 8(b) shows the To measure the attenuation-dependent phase shifting ( att ) of the on-chip variable attenuator, the phase shifting of the phase shifter is set as zero degree. The phases of the transmission coefficient of the receiving path with 0 dB, 10 dB, and 20 dB are set as the reference points for calculating the phase shifting. Table I summarizes the maximum attenuation-dependent phase shifting of the CMOS prototype at 22 GHz, 24 GHz, and 26 GHz, revealing the maximum phase shifting less than 9 degrees.
Additionally, the root-mean-square (RMS) magnitude variation and phase errors of the on-chip phase shifter are characterized by using
where N is the number of phase shifting states. M variation;i is the value of the difference between the i th magnitude and the average magnitude in all phaseshifting states [11] . error;i is the phase error corresponding to the ith ideal phase [11] . During the CMOS prototype characterization, the N is set as sixteen to cover 360 degree phase shifting. Fig. 9 (a) and (b) shows the extracted RMS magnitude variation and the phase errors, indicating the errors less than 0.6 dB and 1.5°b etween 22 and 26 GHz. Fig. 9 . Measured root-mean-square (RMS) magnitude variation and phase error of the CMOS prototype: (a) RMS magnitude variation, (b) RMS phase error. Fig. 10 shows the measured couplings between adjacent receiving paths, indicating the maximum coupling of −31.3 dB between 20 and 28 GHz with the amplifiers in power-on. When amplifier is power-off, the coupling is less than −35 dB from 22 to 26 GHz, experimentally proving the high isolation of the synthetic transmission lines for constructing the SOC. 
Conclusion
A four-element beamforming system-on-chip (SOC), fully implemented by the transmission-line approach, is presented. The key components of the beamforming, including the variable attenuator and phase shifter, are fully realized by the on-chip synthetic transmission lines. The two-stage amplifier, as the first stage of the receiving path, is designed with the dual feedback to minimize the group delay variation. The SOC prototype, fabricated in 0.13 µm CMOS technology, experimentally demonstrates a continuous 360°phase shifting and 20 dB amplitude adjustment between 22 and 26 GHz. The root-mean-square (RMS) magnitude and phase errors are less than 0.6 dB and 1.2°, respectively. The chip area is 0.00632 0 2 at 24 GHz. The measured performances of the prototype compare with the published SOC, indicating its advantages on the higher linearity, smaller group delay deviation, and lower magnitude/phase errors.
